Layout Verification and Correction of CMOS-MEMS Layouts
نویسنده
چکیده
The advent of CMOS micromachining has introduced new design rules for fabrication of integrated CMOS-MEMS devices. This paper presents a context dependent DRC algorithm to handle the issues related to pre-fabrication verification of such layouts. In addition, problems related to density control, specific to CMOS-MEMS designs, are discussed. An automatic slotter which introduces MEMS-compatible slot holes is presented and its capability demonstrated. Having such verification and correction tools which address the needs of integrated CMOS-MEMS designs will help reduce integrated MEMS design time.
منابع مشابه
Challenges in CMOS-MEMS Extraction
CMOS micromachining processes are being increasingly used to fabricate integrated MEMS devices. Verification of such designs requires extraction from layout to mixed domain circuits and MEMS schematics for lumped parameter simulation. The higher etch hole density and multilayer interconnect in CMOS-MEMS designs results in a larger and more complex problem than in polysilicon MEMS. In addition, ...
متن کاملEvolutionary Techniques Applied to Mask - layout Synthesis in Micro - Mechanical - Electronic Systems ( MEMS )
This thesis reports an automatic method for synthesizing MEMS mask-layouts. This method incorporates a forward simulation of fabrication into a general evolutionary algorithm loop. An initial random population of mask-layouts is generated. The fabrication of each layout is simulated through a digital process simulator to produce a 3D fabricated shape, which is compared to a user-specified desir...
متن کاملLayout Synthesis of CMOS MEMS Accelerometers
An optimal layout synthesis methodology for CMOS MEMS accelerometers is presented. It consists of a parametrized layout generator that optimizes design objectives while meeting functional specifications. The behavior of the device is estimated using lumped parameter analytical equations. The design problem is then formulated into a non-linear constrained optimization problem. Such an approach t...
متن کاملIPRAIL - intellectual property reuse-based analog IC layout automation
This paper presents a computer-aided design tool, IPRAIL, which automatically retargets existing analog layouts for technology migration and new specifications. The reuse-based methodology adopted in IPRAIL utilizes expert designer knowledge embedded in analog layouts. IPRAIL automatically extracts analog circuit and layout intellectual properties as templates, incorporates new technology desig...
متن کاملMask-Layout Synthesis Through An Evolutionary Algorithm1 Category: Design, Modeling and Synthesis Aids
This paper reports an automatic method for synthesizing MEMS mask-layouts. This method incorporates a forward simulation of fabrication into a general evolutionary algorithm loop as shown in Figure 1. An initial random population of mask-layouts is generated. The fabrication of each layout is simulated through a digital process simulator to produce a 3D fabricated shape, which is compared to a ...
متن کامل